86 lines
2.4 KiB
C
86 lines
2.4 KiB
C
#define WSKBDDEVCF_CONSOLE 0
|
|
#define WSKBDDEVCF_CONSOLE_DEFAULT -1
|
|
#define WSKBDDEVCF_MUX 1
|
|
#define WSKBDDEVCF_MUX_DEFAULT 1
|
|
#define WSKBDDEVCF_NLOCS 2
|
|
#define WSEMULDISPLAYDEVCF_CONSOLE 0
|
|
#define WSEMULDISPLAYDEVCF_CONSOLE_DEFAULT -1
|
|
#define WSEMULDISPLAYDEVCF_KBDMUX 1
|
|
#define WSEMULDISPLAYDEVCF_KBDMUX_DEFAULT 1
|
|
#define WSEMULDISPLAYDEVCF_NLOCS 2
|
|
#define AACCF_UNIT 0
|
|
#define AACCF_UNIT_DEFAULT -1
|
|
#define AACCF_NLOCS 1
|
|
#define PCKBPORTCF_SLOT 0
|
|
#define PCKBPORTCF_SLOT_DEFAULT -1
|
|
#define PCKBPORTCF_NLOCS 1
|
|
#define MLXCF_UNIT 0
|
|
#define MLXCF_UNIT_DEFAULT -1
|
|
#define MLXCF_NLOCS 1
|
|
#define WSMOUSEDEVCF_MUX 0
|
|
#define WSMOUSEDEVCF_MUX_DEFAULT 0
|
|
#define WSMOUSEDEVCF_NLOCS 1
|
|
#define SCSICF_CHANNEL 0
|
|
#define SCSICF_CHANNEL_DEFAULT -1
|
|
#define SCSICF_NLOCS 1
|
|
#define HDAUDIOBUSCF_NID 0
|
|
#define HDAUDIOBUSCF_NID_DEFAULT -1
|
|
#define HDAUDIOBUSCF_NLOCS 1
|
|
#define CPCBUSCF_ADDR 0
|
|
#define CPCBUSCF_IRQ 1
|
|
#define CPCBUSCF_IRQ_DEFAULT -1
|
|
#define CPCBUSCF_NLOCS 2
|
|
#define ATACF_CHANNEL 0
|
|
#define ATACF_CHANNEL_DEFAULT -1
|
|
#define ATACF_NLOCS 1
|
|
#define PCMCIABUSCF_CONTROLLER 0
|
|
#define PCMCIABUSCF_CONTROLLER_DEFAULT -1
|
|
#define PCMCIABUSCF_SOCKET 1
|
|
#define PCMCIABUSCF_SOCKET_DEFAULT -1
|
|
#define PCMCIABUSCF_NLOCS 2
|
|
#define FLASHBUSCF_OFFSET 0
|
|
#define FLASHBUSCF_OFFSET_DEFAULT 0
|
|
#define FLASHBUSCF_SIZE 1
|
|
#define FLASHBUSCF_SIZE_DEFAULT 0
|
|
#define FLASHBUSCF_READONLY 2
|
|
#define FLASHBUSCF_READONLY_DEFAULT 0
|
|
#define FLASHBUSCF_NLOCS 3
|
|
#define CACCF_UNIT 0
|
|
#define CACCF_UNIT_DEFAULT -1
|
|
#define CACCF_NLOCS 1
|
|
#define GPIBDEVCF_ADDRESS 0
|
|
#define GPIBDEVCF_ADDRESS_DEFAULT -1
|
|
#define GPIBDEVCF_NLOCS 1
|
|
#define IICCF_ADDR 0
|
|
#define IICCF_ADDR_DEFAULT -1
|
|
#define IICCF_SIZE 1
|
|
#define IICCF_SIZE_DEFAULT -1
|
|
#define IICCF_NLOCS 2
|
|
#define PCIBUSCF_BUS 0
|
|
#define PCIBUSCF_BUS_DEFAULT -1
|
|
#define PCIBUSCF_NLOCS 1
|
|
#define ATA_HLCF_DRIVE 0
|
|
#define ATA_HLCF_DRIVE_DEFAULT -1
|
|
#define ATA_HLCF_NLOCS 1
|
|
#define GPIOCF_OFFSET 0
|
|
#define GPIOCF_OFFSET_DEFAULT -1
|
|
#define GPIOCF_MASK 1
|
|
#define GPIOCF_MASK_DEFAULT 0
|
|
#define GPIOCF_FLAG 2
|
|
#define GPIOCF_FLAG_DEFAULT 0
|
|
#define GPIOCF_NLOCS 3
|
|
#define ICPCF_UNIT 0
|
|
#define ICPCF_UNIT_DEFAULT -1
|
|
#define ICPCF_NLOCS 1
|
|
#define WSDISPLAYDEVCF_KBDMUX 0
|
|
#define WSDISPLAYDEVCF_KBDMUX_DEFAULT 1
|
|
#define WSDISPLAYDEVCF_NLOCS 1
|
|
#define MIICF_PHY 0
|
|
#define MIICF_PHY_DEFAULT -1
|
|
#define MIICF_NLOCS 1
|
|
#define UPCCF_OFFSET 0
|
|
#define UPCCF_OFFSET_DEFAULT -1
|
|
#define UPCCF_NLOCS 1
|
|
#define SPICF_SLAVE 0
|
|
#define SPICF_NLOCS 1
|