tacit/minix
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arm:perform copy operation using same cacheability.

Browse Source 
When copying data from cacheable memory also use cacheable
attributes when creating temporary mappings.

Change-Id: I0e8380293fb4edaafba49f6262983ad86a5350c5
This commit is contained in:
Kees Jongenburger 2013-09-25 10:25:02 +02:00
parent 0d02dc9d54
commit 2830a5af5c
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
kernel/arch/earm/memory.c
View File

@ -100,10 +100,13 @@ static phys_bytes createpde(
pdeval = pr->p_seg.p_ttbr_v[ARM_VM_PDE(linaddr)]; pdeval = pr->p_seg.p_ttbr_v[ARM_VM_PDE(linaddr)];
} else { } else {
/* Requested address is physical. Make up the PDE entry. */ /* Requested address is physical. Make up the PDE entry. */
assert (linaddr >= PHYS_MEM_BEGIN && linaddr <= PHYS_MEM_END);
/* memory */
pdeval = (linaddr & ARM_VM_SECTION_MASK) pdeval = (linaddr & ARM_VM_SECTION_MASK)
| ARM_VM_SECTION | ARM_VM_SECTION
| ARM_VM_SECTION_DOMAIN | ARM_VM_SECTION_DOMAIN
| ARM_VM_SECTION_DEVICE | ARM_VM_SECTION_CACHED
| ARM_VM_SECTION_USER; | ARM_VM_SECTION_USER;
} }